Electrical characteristics of cadmium doped InAs grown by metalorganic vapor phase epitaxy J. Appl. Phys. 111, 023707 (2012) Anisotropy of free-carrier absorption and diffusivity in m-plane GaN Appl. Phys. Lett. 100, 022112 (2012) Metalorganic chemical vapor deposition of N-polar GaN films on vicinal SiC substrates using indium surfactants Appl. Phys. Lett. 100, 021913 (2012) The influence of anisotropic gate potentials on the phonon induced spin-flip rate in GaAs quantum dots Appl. Phys. Lett. 100, 023108 (2012) Additional information on J. Appl. Phys. In this study, the interface adhesion and mechanical strength of wafer bonded GaAs/GaAs and GaAs/InP semiconductors, each of ͑100͒ face, were characterized by combining the measurements of interface fracture energy ␥ o and lap shear strength E s . The relations between the interface adhesion and annealing processes for four different types of bonding configurations, i.e., antiphase bonding, in-phase bonding, and twist bonding with 5°and 30°misalignments, were systematically studied. The surface free energy ␥ ␣-GaAs/oxide (0.11-0.28 J/m 2 ) of amorphous ␣-GaAs/oxide mixture was estimated based upon the reported surface free energy ␥ c-GaAs (0.63 J/m 2 ) of crystalline ͓100͔ GaAs and measured overall interface fracture energy ␥ total (0.525 J/m 2 ) of GaAs/GaAs bonded wafers. The micromorphologies of the bonded and debonded wafer interfaces were characterized by atomic force microscopy ͑AFM͒ and transmission electron microcopy ͑TEM͒. The interface microfailure mechanism of directly bonded GaAs wafers was proposed based on AFM and TEM microstructural analysis.
I. INTRODUCTION
Direct wafer bonding of III-V compound semiconductors has received tremendous attention in the integration of lattice mismatched materials where epitaxial growth would compromise device properties through a high density of threading and misfit dislocations. [1] [2] [3] [4] [5] During the past decade, direct wafer bonding has become an enabling technology responsible for a variety of state-of-the-art photonic devices, such as visible light emitting diodes ͑LED's͒ ͑including GaN-based ultraviolet/blue LEDs͒, 6 ,7 1.3 and 1.55 m edge emitting and vertical-cavity-surface-emitting lasers, 2-5,8 -10 high-speed resonant-cavity photodetectors, 11 etc. In addition, direct wafer bonding offers a solution to changing the relationship of crystallographic axes between integrated wafer pairs without forming device-degrading threading dislocations, providing an approach to creating layer structures that cannot be fabricated by epitaxial growth. 5 Direct bonding of GaAs/GaAs and GaAs/InP wafers have been extensively studied over the past few years. Many excellent review articles and research reports on the subjects of bonding mechanisms, processing technologies, electrical and optical properties, surface/interface characterizations, and device applications, have been published. 1-5,8 -10 However, to date, the mechanical properties, including interface adhesion and shear strength of the bonded wafers, have not been well reported. Accordingly, in this study, we address the adhesion and shear strength of directly bonded GaAs/GaAs and GaAs/InP wafers, together with their interface microstructures.
The adhesion of a material system is primarily concerned with the total energy required to separate an interface, measured as interface fracture energy ␥ o (J/m 2 ). 12 This total energy is a function of many different energy-dissipating processes, including plasticity in any adjacent ductile zone. However, it is the energy required to rupture the chemical bonds which is often the most important as it leverages other energy absorbing processes. 12, 13 Figure 1 describes the general approach of determining the work of adhesion G o (G o ϭ2␥ o ), the energy required for the interface separation. Moreover, environmental factors, such as moisture content and temperature, could also significantly accelerate the debonding process. The mechanical driving forces for this cracking process include residual thermal stresses mainly caused by thermal expansion mismatch and thermal cycling. Furthermore, during wafer fabrication processes, particularly chemical mechanical polishing, the shear stress parallel to the wafer rotation direction and moist environments may be particularly deleterious.
The objective of this work is to report on the progress toward characterizing and understanding the interface mechanical properties and microfailure mechanism of directly bonded III-V semiconductor wafers, including GaAs/GaAs and GaAs/InP, with the emphasis on the relations between the wafer annealing processes and mechanical properties as well as interface microstructures.
II. EXPERIMENTS
A. Wafer preparation-cleaning, bonding, and annealing ͑100͒ n-type (ϳ2ϫ10 18 
/cm
3 ) GaAs and InP wafers were cleaved along the ͗110͘ direction into 1 cmϫ1 cm squares, and rinsed by acetone/methanol/isopropanol/ deionized ͑DI͒ water. The wafers were then dipped into 50% HCl ͑for GaAs͒ or 48% HF ͑for InP͒ solutions for surface oxide removal. After final DI water rinsing and blowing dry with Electronic mail: k-hsieh@uiuc.edu N 2 , GaAs wafer pairs with hydrophobic mirror surfaces were mounted together face to face in a steel fixture with four types of alignments: In-phase ͑the ͓110͔ axes of the two wafers were aligned perpendicularly͒ ͓see Fig. 2͑a͔͒ , antiphase ͑the ͓110͔ axes of the two wafers are aligned parallell͒ ͓see Fig. 2͑b͔͒ 5° , and 30°misaligned in ͓110͔ direction. Okuno et al. 5 have given detailed descriptions of antiand in-phase crystal configurations. GaAs/InP and InP/InP wafer pairs were mounted in the same steel fixture with only antiphase configuration. The wafers used for double cantilever beam ͑DCB͒ tests were prenotched at the center of one edge. All wafer pairs were prepared by a two-step process, i.e., the wafers were first bonded in a furnace of 400°C for 1 h, and then released from the sample holder and inserted into an annealing furnace of 600°C with N 2 flow for varied times. In this work, annealing refers to annealing at 600°C.
B. Adhesion tests
The adhesion of the bonded wafer systems was measured as interface fracture energy ␥ o by using a DCB test where ␥ o was related to the measured average crack length as a blade with thickness of 100 m and is gradually inserted into the interface plane. In order to be consistent with the data reported previously, 9, 10 in this study, the interface fracture energy ␥ o is defined as the average of the surface specific energy of the two attached wafers, i.e.,
where subscripts 1 and 2 refer to the two bonded wafers which can be different materials, E is Young's modulus of the two bonded wafers, specifically, Eϭ85.3 GPa ͑for GaAs͒ and Eϭ60.7 GPa ͑for InP͒ along the ͗100͘ directions, 8, 14 t w is the wafer thickness (Ϸ350 m), t b is the thickness of blade ͑100 m͒, and L is the average crack length at each blade insertion position, which is measured by using infrared transmission light. Young's moduli along ͗100͘, instead of bulk moduli, are used because both single crystals of samples are of ͑100͒ face. Bonded wafer pairs of 1 cm ϫ1 cm were used for DCB tests ͓Fig. 3͑a͔͒. Three tests were conducted for each sample type, the average was taken for each data point, and the standard deviation was typically less than 10%. Note Young's modulus of GaAs used in this study is only about 70% of what was used in Ref. 10 ͑121.3 GPa͒. This difference should be considered when comparing the data from these two studies. As a result, in this work, the quoted ␥ o values from Ref. 10 have reduced by a factor of 0.7.
C. Lap shear tests
The shear strength E s of the bonded interface was characterized by a lap shear test. Specimens were prepared in accordance with ASTM D 1002-83, Strength Properties of Adhesives in Shear by Tension ͑lap shear joint measurement͒. 1 cmϫ1 cm bonded wafer pairs were attached on two pieces of glass substrates with the size of 4.0 cmϫ2.5 cm ϫ0.1 cm by using epoxy glue in order to assure failure occurs at the bonded wafer interfaces ͓Fig. 3͑b͔͒. The tensile lap shear strength measurements were carried out using an Instron Model 1331 hydraulic tensile testing machine equipped with a heating chamber with a crosshead speed of 0.022 cm/min. The measurements were performed at room temperature and 85°C according to Fiber-Optics Manufacturer Standards G-1209-CORE and G-1221-CORE. The specimens were kept at a given temperature for 5 min before testing, and the temperature was controlled with a thermocouple attached to the joint area. The lap shear strength is defined as the load to break the bond divided by the actual bonding area.
D. Microstructure characterizations
Cross-sectional transmission electron microcopy ͑XTEM͒ was performed on a JEOL 2010 transmission electron microscopy ͑TEM͒ system, and the micromorphologies of the debonded wafer surface were studied on a Dimension 3000 atomic force microscopy ͑AFM͒ system.
III. RESULTS AND DISCUSSIONS
A. Adhesion and shear strength Figure 4͑a͒ shows the GaAs/GaAs wafer interface fracture energy ␥ o as a function of annealing time, and Figs. 4͑b͒ and 4͑c͒ indicate the GaAs/GaAs wafer lap shear strength E s at room temperature and at 85°C, respectively, as a function of annealing time. It is clearly noted that both ␥ o and E s generally show the similar upward profiles with increasing annealing time, and they eventually reach a saturation level after a certain annealing period. Anti-and in-phase bonding offer the highest values for both ␥ o and E s . No clear difference can be observed between anti-and in-phase bonding, suggesting the two types of alignment may provide almost the same mechanical properties. From Figs. 4͑b͒ and 4͑c͒, one can observe that the lap shear strength E s maintains very well even if the environmental temperature at which the shear strength measurement is conducted went as high as 85°C. Consequently, it indicates that the bonded wafers have the potential to be used or processed at such a temperature with no interfacial failures. Increasing wafer surface misalignment, i.e., twist bonding angle, can result in a reduction of both ␥ o and E s . In the case of 30°misalignment, both ␥ o and E s values drop almost over 50% compared to those from 0°misalignments. Furthermore, samples with 30°misalignment show almost flat dependences of both ␥ o and E s on annealing time, suggesting annealing might not provide much space for improving adhesion or shear strength of a wafer-bonded interface with such a large surface twisting.
General description
The interface fracture energy ␥ o is expected to be related to both surface misalignment angle ͑͒ and annealing tem- perature (T) and time (t), i.e., ␥ o ϭF(,T,t). Figure 5 shows the relation between ␥ o of GaAs/GaAs and ͑from 0 to 1/2͒ obtained from 600°C/60 min annealing. Due to the structural symmetry of ͓100͔-oriented zinc-blende crystals, it is believed that ␥ o should be symmetric with respect to from 0 to . In addition, since ␥ o obtained from the antiphase bonding is almost the same as that from the in phase, and ␥ o from 45°misalignment gives almost the lowest ␥ o value, the period of the ␥ o -curve can be assumed to be 1/2. As such, the curve can be fitted using the function ␥ o ϭF(,T,t)ϭA(T,t)•cos(4)ϩB(T,t). In the case of 600°C/60 min annealing, A and B can be approximated as 0.2 and 0.55, respectively ͑see Fig. 5͒ . Generally, one could roughly estimate ␥ o (,T,t) based upon this model.
Effects of twist bonding
It is believed that the reduction of ␥ o and E s in the cases of twist bonding is caused by the large density of mismatched and/or dangling bonds possibly due to the formation of a screw dislocation network at the bonded interface. It has been reported that twist wafer bonding introduces a dense square array of screw dislocations lying at the interface. 15, 16 For small misalignment, the spacing between parallel screw dislocations can be described by Frank's rule:
17 d ϭ b/2 sin(/2)Ϸ͉b͉/ ͑typically Ͻ10°), where, d is the spacing between screw dislocations, b is the Burger's vector, and is the twist angle between the wafer pairs. In the case of ͑001͒ GaAs direction wafer bonding, b is 0.40 nm, and the experimental data of dϭ5.3 nm at ϭ4.2°has been given by Ejeckam et al. 15 Although the equation can normally only be used when is less than 10°, one still can expect that with an increasing twist angle , the dislocation spacing will reduce resulting in an increase of screw dislocation density. However, when the twisting angle approaches 45°, the continuous increase of may actually decrease the dislocation density until reaches 90°͑antiphase configuration͒ because of the crystallographic symmetry of GaAs. In this case, the screw dislocation density could be zero again due to the perfect antiphase alignment of the interface crystals. 5 Within the screw dislocation network, the atoms have a large portion of dangling bonds or are very poorly aligned with their neighbors, forming the physically distorted and weak chemical bonds in the interface region. These two factors directly result in a poor interface adhesion and shear strength.
Effects of thermal annealing
It can be found from Fig. 4 that in the cases of anti-and in-phase bonding, i.e., 0°and 90°alignments, both ␥ o and E s increased very rapidly with annealing. This annealing dependence of ␥ o and E s correlates well to the drastic change of the interface microstructures caused by high-temperature annealing. 18 The relatively poor interface adhesion and strength of the wafers without a high-temperature annealing at 600°C might be due to the formation of a thin and nearly continuous interfacial amorphous layer with a thickness of 5-10 nm 18 ͓Fig. 6͑a͔͒. Note that a more typical example of the interface amorphous layer can be found in the earlier report. 18 Also, as reported previously, 3, 18 the formation of such an amorphous layer is mainly due to the native oxide layer formed on the wafer surface before the onset of the bonding process. Another possible contribution is the surface adsorption of residual gases such as moisture and oxygen by surface defects, and other contaminations such as carbon and hydrogen at the bonded interface. This amorphous interlayer with heavy O content has been observed in many waferbonded systems, including GaAs/GaAs, InP/GaAs, and InP/Si case. 4,18 -21 The detailed chemistry in this region depends upon the materials involved. 19, 20 This thin interface layer mainly contains amorphous material with lower atomic bonding energy. In addition, a thin amorphous layer of 5-10 nm is probably too thin to perform as an energy-dissipating plastic zone during interface cracking process. 12, 13 Therefore, the interface adhesion is poor.
However, upon high-temperature annealing, the local heteronucleation and recrystallization of the amorphous regions take place rapidly, and the interface microstructure transforms consisting of amorphous nanoinclusions and structurally perfect fused region in between the nanoinclusions. 18 -22 The impurities and defects originally capped at the interface region start to diffuse along the interface and then are trapped into the nanoscale oval-shaped interfacial amorphous ''inclusions'' ͑referred as nanoinclusions͒ ͓Figs. 6͑b͒-6͑d͔͒. The materials in fused area ͓the crystalline region between the nanoinclusions, see Figs. 6͑b͒-6͑d͔͒ may go through a ''self-structure-perfecting'' process. It first went through rapid recrystallization and then an ''atomic-rearrangement process.'' 2, 18 Moreover, during the high-temperature annealing at 600°C, the amorphous material inside the interfacial nanoinclusions can reorganize itself through an ''internal-epitaxy'' process. In the mean time, the impurities, contaminations, and defects inside nanoinclusions might continuously diffuse and concentrate in the central area of the nanoinclusions. We believe that these combined processes result in a significant improvement of interface crystal quality, as well as adhesion and shear strength. Increasing the annealing time can continuously favor the inter- face restructuring process. This may certainly continue to improve the interface mechanical strength until the saturation values are reached. However, in the case of twist bonding with a large misalignment, the largely twisted crystalline bonds with mismatched atoms are much weaker than the perfectly aligned atomic bonds. As a result, even though the interface layer is restructured to form the crystalline bonds, 21, 22 the overall interface fracture energy does not increase much because of these distorted bonds. Another potential cause for the relatively weaker interface strength in such twisted bonds could be that the dense screw dislocation network would block the diffusion/interdiffusion of the interfacial material due to dislocation blocking. 15 FIG. 6. ͑a͒ XTEM interface image of a GaAs/GaAs wafer pair bonded at 400°C for 1 h without further annealing, and AFM surface scan of the same sample after interface debonding. ͑b͒ XTEM interface image of a GaAs/GaAs wafer pair bonded at 400°C for 1 h and annealed at 600°C for 3 min, and AFM surface scan of the same sample after interface debonding. ͑c͒ XTEM interface image of a GaAs/GaAs wafer pair bonded at 400°C for 1 h and annealed at 600°C for 5 min, and AFM surface scan of the same sample after interface debonding. ͑d͒ XTEM interface image of a GaAs/GaAs wafer pair bonded at 400°C for 1 h and annealed at 600°C for 15 min, and AFM surface scan of the same sample after interface debonding. The average height of the nanoinclusions h can be determined form the XTEM images.
B. Surface free energy of ␣-GaAs
Generally, interface fracture energy ␥ o can be expressed as ␥ o ϭ1/2(␥ 1 ϩ␥ 2 Ϫ␥ int ), where ␥ 1 , ␥ 2 , and ␥ int are the surface free energies of crystals 1 and 2, and the surface interaction energy of the grain boundary between the two crystals. In the case of strong bonding at the interface, such as covalent bonding, ␥ int is very small compared to ␥ 1 and ␥ 2 , giving ␥ o Ϸ1/2(␥ 1 ϩ␥ 2 )ϭ␥ GaAs . However, in the case of twist bonding, ␥ int may not be ignorable since the debonding-induced strain relaxation could be significant, resulting in large surface energy release and a high ␥ int value.
The surface free energy of crystalline ͓100͔ GaAs has been reported by several research groups. 9, 10, 24 Gösele et al. have determined the surface free energy by measuring the interface fracture energies of ͓100͔ GaAs wafers which were in situ cleaned with hydrogen and bonded in a vacuum. Consequently, neither interface oxide nor amorphous interface layer/nanoinclusions was observed. The value is about 0.63 J/m 2 ͑recalculated from 30% reduction in Young's modulus used in Ref. 10 and this study͒. The ͓100͔ interface fracture energy 0.525 J/m 2 measured in this work, however, is apparently smaller. We attribute the lower surface free energy to the presence of the amorphous GaAs/oxide layers. In fact, a method is devised to estimate the surface free energy of the ␣-GaAs/oxide layer. From TEM and AFM studies on the interfacial morphologies and the dimensions of the nanoinclusions, it has been estimated that when the interfacial microstructure is stabilized after a certain period of annealing, the overall interface area is roughly composed of 70%-80% well-fused crystalline region and 30%-20% amorphous inclusions. Therefore, the total surface free energy of our material system is estimated to be ␥ total ϭ70% ͑or 80%͒ ␥ c-GaAs ϩ30% ͑or 20%͒ ␥ ␣-GaAs/oxide , where ␥ c-GaAs is the surface free energy of crystalline ͓100͔ GaAs, and ␥ ␣-GaAs is the surface free energy of amorphous ␣-GaAs/ oxide in the inclusion regions. Therefore, based on the overall interface fracture energy value of ␥ o (ϭ␥ total ϭϳ0.53 J/m 2 ) obtained from our DCB tests and the reported data of ␥ c-GaAs (ϳ0.63 J/m 2 ), 9,10 the surface free energy of ␣-GaAs/oxide inside the nanoinclusion regions can be roughly estimated as 0.11-0.28 J/m 2 . The uncertainty in estimating the fraction of ␣-GaAs/oxide, i.e., 20%-30%, has led to the relatively larger range of estimated surface free energy. A more detailed self-check of the estimated energy is warranted.
Note the interface fracture energy ␥ o of the wafers that were bonded at 400°C but not further annealed was in the range of 0.32-0.35 J/m 2 . Since most of the interface layer in the wafers bonded at 400°C without annealing is amorphous, the measured interface fracture energy should be close to what has been estimated from the ''real estate distribution'' method mentioned herein. Indeed, they are reasonably close. However, the deviation between these two values might be due to: ͑1͒ the error bar resulting from the crystalline to amorphous area ratio estimation, and ͑2͒ the local crystalline bonds partially forming during the 400°C bonding process even without high-temperature annealing, meaning the data obtained from the 400°C bonded nonannealed samples could be the average of the specific surface energies of predominating amorphous GaAs and a small fraction of crystalline GaAs. The possibility of forming a crystalline structure at 400°C depends upon the applied pressure during the bonding process. Figure 7 shows the AFM-determined average ''Z'' height of the surface bubbles on a debonded wafer from DCB tests and the semiheights h/2 of the nanoinclusions determined by XTEM as a function of varied annealing time. From Figs. 6 and 7, one can note that the average surface Z height from AFM and XTEM micromorphologies do have correspondence, i.e., both surface Z heights of the surface bubbles from AFM and the semiheights of the nanoinclusions from TEM will increase with annealing time. 18 However, the Z height from AFM is much lower than the semiheight h/2 of the interfacial inclusions from TEM. If the debonding path in the DCB test followed the peripheral boundary of the ovalshaped nanoinclusions, the average Z height of the surface bubbles should correspond to the semiheight of the nanoinclusions. The discrepancy suggests that the interfacedebonding path may not be along the periphery of the nanoinclusions due to the strong crystalline bonding between the bulk substrate and the ''internal-epitaxial'' crystalline materials inside the nanoinclusions. Instead, the cracking path inside the inclusions might follow the interface layer between the internal-epitaxial crystalline area and the amorphous region, which is a few monolayers away from the original wafer interface and is most likely to be the weak area in absence of a strong chemical bonding network ͑see Fig. 8͒ . In comparison, the debonding process through the interior instead of the periphery of the nanoinclusions in this work is very similar to the transgranular fracture in conventional polycrystalline materials. 
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C. Debonded interface
IV. CONCLUSION
The interface adhesion and mechanical strength of directly bonded GaAs/GaAs and GaAs/InP wafers were characterized by combining the measurements of interface fracture energy ␥ o and lap shear strength E s . The mechanical properties of GaAs/GaAs versus annealing processes of four types bonding configurations, i.e., antiphase bonding, inphase bonding, and twist bonding with 5°and 30°misalign-ments, were carefully studied. Twist bonded wafers show poor adhesion and weak mechanical strength due to a dense square array of screw dislocations lying at the interface. The interface ''self-structure-perfecting'' process, involving recrystallization, diffusion, and aggregation of interface amorphous materials during annealing, are believed to play a key role for improving the interface crystal quality as well as mechanical properties. The surface free energy of ␣-GaAs was estimated to be about 0.11-0.28 J/m 2 based on the measured interface fracture energy ␥ o and reported surface free energy of crystalline ͓100͔ GaAs. The debonding path of the bonded wafer interface is very likely to be along the interface of internal-epitaxy crystalline region and the amorphous area inside the nanoinclusions, just like transgranular fracture in polycrystalline materials.
